


## Introduction

- ✓ Cryptographic primitives' mathematical object has been proved that is secure enough! Does this security level implies also in concrete hardware implementations?
- ✓ Every hardware implementation of ciphers has additional information leakage (exec. time, consumption, radiation, heat etc), which may lead the attacker to reveal secret parameters of the algorithm.
- ✓ Reconfigurable hardware (FPGAs) is ideal for evaluation

## SASEBO – FPGA Devices



SASEBO – G


SASEBO – B

## Sasebo-R Detail View


<b>Size</b>	230 x 180 x 1.6 mm <sup>3</sup> , FR-4, eight layers
<b>Devices</b>	Cryptographic LSI (130nm process, 160-pin QFP) Control FPGA (xc2vp30-SFG676C)
<b>Power Supply</b>	Two 3.3V DC power supply lines 1.2V internal regulators Alternative 1.2V supply line for the LSI
<b>Monitor Points</b>	Shunt resistors inserted at the V <sub>core</sub> , V <sub>io</sub> and GND lines
<b>Internal Bus</b>	32-bit bus between the LSI and the FPGA
<b>I/F</b>	USB and RS-232
<b>Clocks</b>	24MHz oscillator for each device

Sasebo-R (Component View)

Sasebo-R Basic Features




Sasebo-R I/O Signals



Sasebo-R Block Diagram


## Sasebo-R 130nm LSI Physical Layout




Top View (excl. power lines)

Register Array Allocation

## Ciphers Implemented in LSI



Common-Key Cryptographic Algorithms Interface Circuit (AES, DES, Camellia, MISTY1, SEED, CAST128)



Public-Key Cryptographic Algorithms Interface Circuit (RSA, ECC)

## LSI Main Functionalities:

- ✓ Computes the cryptographic algorithms.
- ✓ Interfaces with control FPGA on SASEBO-R
- ✓ Generates a trigger signal for sampling information such as power consumption.
- ✓ Some other special operations for specific AES implementations

## Examined Block Ciphers


- AES (128-bits key length)
  1. S-Box implemented using composite field (enc./dec.)
  2. S-Box implemented using case statement (enc.)
  3. S-Box implemented using AND-XOR (1-Stage) (enc.)
  4. S-Box implemented using AND-XOR (3-Stage) (enc.)
  5. CTR mode supported – Pipelined
  6. For DPA countermeasure (Masked AND, MDPL, Threshold Implementation, WDDL, Pseudo RSL)
- DES (enc./dec.)
- MISTY1 (enc./dec.)
- Camellia (128-bits key length, enc./dec.)
- SEED (enc./dec.)
- CAST128 (enc./dec.)

## AES Composite Field Implementation


<b>Algorithm</b>	AES
<b>Data Block Length</b>	128 bits
<b>Key Length</b>	128 bits
<b>Functions</b>	Encryption/Decryption
<b>Mode of Operation</b>	Electronic Code Book (ECB)
<b>Description Language</b>	Verilog-HDL
<b>S-Box</b>	Composite Field GF((2 <sup>2</sup> ) <sup>2</sup> ) Base
<b>Throughput</b>	128 bits / 10 clocks
<b>Round Key Generation</b>	On-the-fly

## AES Macro Overview

## I/O Ports



## Power Analysis of Block Ciphers



- ✓ The voltage difference across the shunt resistor (in series with power input) divided by the resistance, is the circuit's power consumption.

## Simple Power Analysis (SPA):

- Directly interpreting power consumption measurements
- Can yield information about device's operation and key info.
- Easy to prevent (avoid key conditional branching)

## Differential Power Analysis (DPA):

- Statistical analysis and error correction techniques to extract information correlated to secret keys.
- Much more powerful attack than SPA
- More difficult to prevent
- Two phases – Data Collection and Data Analysis

Attack Method	Description	Attacked Segment
DPA	Analyzes correlation between set of power traces and a particular intermediate 1-bit value corresponding to the guessed partial key	10 <sup>th</sup> round
M-DPA	Examines the correlation between power traces and the Hamming weight of a particular intermediate multi-bit value corresponding to a guessed partial key	10 <sup>th</sup> round
B-DPA	Versatile attack that combines the DPA results for each bit of a particular intermediate multi-bit value corresponding to a guessed partial key	10 <sup>th</sup> round
CPA	Analyzes a correlation between power traces and the Hamming distances of the transitioning of a register that stores a particular intermediate value corresponding to a guessed partial key	Data output
PPA	Extend of CPA with weighing to the Hamming distances	Data output
M2-DPA	Analyzes a correlation between two certain segments in the power traces	10 <sup>th</sup> round
W2-DPA	Computes the difference of the means of power trace squares	10 <sup>th</sup> round

Attack Methods Against AES Circuits

## References

- [1] P. Kocher, J. Jaffe and B. Jun: "Differential power analysis", CRYPTO 1999.
- [2] J. Kelsey, B. Schneier, D. Wagner, and C. Hall, "Side Channel Cryptanalysis of Product Ciphers".
- [3] ISO/IEC 18033-3:2005, "Information technology – Security techniques – Encryption Algorithms – Part3: Block ciphers".
- [4] S. Mangard, E. Oswald and T. Popp, "Power Analysis Attacks", Springer Science Business Media, LLC, 2007
- [5] "Side-channel Attack Standard Evaluation Board (SASEBO)", RCIS, AIST <http://www.rcis.aist.go.jp/special/SASEBO/index-en.html>
- [6] "Cryptographic Hardware Project", Computer Structures Laboratory, Tohoku University. <http://www.aoki.ecei.tohoku.ac.jp/crypto/>
- [7] "Power Analysis Attacks on SASEBO", RCIS, AIST, January 2010